Search Constraints
Search Results
Select an image to start the slideshow
Improving maximum daily salinity regressor performance in the Columbia River Estuary project
1 of 38
River router for the graphics editor Caesar
2 of 38
A hierarchical graphics composition model
3 of 38
A study of the functional programming language FP
4 of 38
Simulation and performance evaluation of a graph reduction machine architecture
5 of 38
Design of a list-structure memory using parallel garbage collection
6 of 38
Interactive display generation in SMALLTALK
7 of 38
Zero-crossings symbolic vision primitives emulating physiologic encoding schemes
8 of 38
QUICKTALK: A Smalltalk-80 dialect for defining primitive methods
9 of 38
A speech act model of air traffic control dialogue
10 of 38
Parallelization schemes for physics codes using the independent time step method
11 of 38
Formant estimation from a spectral slice using neural networks
12 of 38
A data cleaning and annotation framework for genome-wide studies
13 of 38
Designs for a cortically-inspired neurocomputer architecture
14 of 38
Implementation limits for artificial neural networks
15 of 38
Logging clickstream data into a database on a consolidated system
16 of 38
Bridging object models the faux-object idiom
17 of 38
MOSSTAT An interactive static rule checker for MOS VLSI designs
18 of 38
IPPM Interactive parallel program monitor
19 of 38
Adaptation of a large-scale computational chemistry program to the iPSC concurrent computer
20 of 38
A dual-ported real memory architecture for the g-machine
21 of 38
Prototype for a document-preparation environment
22 of 38
Bit-sliced design of a graph reduction processor
23 of 38
Code generation and optimization using a machine description table and attributes
24 of 38
Analysis of power requirements inside of NMOS integrated circuits
25 of 38
A VLSI architecture for a neurocomputer using higher-order predicates
26 of 38
Parallel solution of sparse linear systems
27 of 38
Animating multiprocessing programs in the Smalltalk-80 environment
28 of 38
The design and implementation of a parallel prolog opcode-interpreter on a multiprocessor architecture
29 of 38
An examination of designs for the instruction pipeline of the G-machine
30 of 38
An instruction fetch and translation unit for the G-processor of the G-machine
31 of 38
Fault simulation of a wafer-scale neural network
32 of 38
Anne another neural network emulator
33 of 38
Three dimensional texturing using lattices
34 of 38
Automatic program restructuring for distributed memory multicomputers
35 of 38
VS: an optimistic version management system
36 of 38
Design of a multimedia player with advanced QoS control
37 of 38
CoMet a synthetic benchmark for message-passing architectures
38 of 38